

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandra, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	F	ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/634,151	10/634,151 08/04/2003		Masashi Kiyose	10449-070001 / P1S2003116	5105	
26161	7590	11/29/2004		EXAM	EXAMINER	
FISH & RI		SON PC	NGUYEN	NGUYEN, MINH T		
225 FRANKLIN ST BOSTON, MA 02110		0		ART UNIT	PAPER NUMBER	
,		. •		2816		
				DATE MAILED: 11/29/200	4	

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
		Application No.					
Office Action Summany		10/634,151	KIYOSE ET AL.				
	Office Action Summary	Examiner	Art Unit	لسو			
		Minh Nguyen	2816	·			
Period fo	The MAILING DATE of this communication apport	pears on the cover sheet with the c	orrespondence add	dress			
THE - External after - If the - If NC - Failu Any I	ORTENED STATUTORY PERIOD FOR REPL MAILING DATE OF THIS COMMUNICATION. nsions of time may be available under the provisions of 37 CFR 1.1 SIX (6) MONTHS from the mailing date of this communication. It is period for reply specified above is less than thirty (30) days, a reply or period for reply is specified above, the maximum statutory period or to reply within the set or extended period for reply will, by statute reply received by the Office later than three months after the mailing a patent term adjustment. See 37 CFR 1.704(b).	136(a). In no event, however, may a reply be timely within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from the cause the application to become ABANDONE	nely filed s will be considered timely the mailing date of this co (35 U.S.C. § 133).				
Status	·						
1)⊠	Responsive to communication(s) filed on 14 C	October 2004.					
•	•	s action is non-final.		•			
3)	<i>,</i> —						
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.						
Dispositi	on of Claims						
5)□ 6)⊠ 7)⊠	Claim(s) 1-17 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. Claim(s) is/are allowed. Claim(s) 1,3,4,6,8,10,11,13,15 and 17 is/are rejected. Claim(s) 2,5,7,9,12,14 and 16 is/are objected to. Claim(s) are subject to restriction and/or election requirement.						
Applicati	on Papers						
10)⊠	The specification is objected to by the Examine The drawing(s) filed on <u>04 August 2003</u> is/are: Applicant may not request that any objection to the Replacement drawing sheet(s) including the correct The oath or declaration is objected to by the Example 1	a)⊠ accepted or b)⊡ objected t drawing(s) be held in abeyance. See tion is required if the drawing(s) is obj	e 37 CFR 1.85(a). jected to. See 37 CF	R 1.121(d).			
Priority u	ınder 35 U.S.C. § 119						
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 							
Attachmen	t(s)						
2) 🔲 Notic 3) 🔲 Inform	e of References Cited (PTO-892) e of Draftsperson's Patent Drawing Review (PTO-948) nation Disclosure Statement(s) (PTO-1449 or PTO/SB/08) r No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate	-152)			

DETAILED ACTION

1. Applicant's amendment filed on 10/14/04 has been received and entered in the case. Claims 1-17 are pending. The amendment and argument presented therein have been carefully considered. The applicant does not response to the informality objection, and therefore, it is maintained. The prior art rejections are also maintained for the reasons set forth below. This action is FINAL.

Specification

2. The title of the invention is not descriptive. A new title is required that is clearly indicative of the invention to which the claims are directed.

Claim Rejections - 35 USC § 102

3. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

Claims 1, 3-4, 8, 10-11 and 15 are rejected under 35 U.S.C. 102(b) as being anticipated by US Patent No. 5,363,419, issued to Ho.

As per claim 1, Ho discloses a PLL circuit (Fig. 2) for use with first (REF FREQ on line 23 to the phase detector 12) and second (the signal output from the divide-by-16 circuit 14)

Application/Control Number: 10/634,151

Art Unit: 2816

reference signals, the cycle of the second reference signal being longer than that of the first reference signal (as shown, the cycle of the second reference signal is 16 times longer than the first reference signal), the PLL circuit comprising:

a voltage controlled oscillator (the combination of circuits 3 and 4) for generating a clock signal (at the output of VCO 4) in accordance with a control voltage (the signals on lines 5, 6' and 7'), and the clock signal having a phase and frequency (because the circuit 4 is an oscillator);

a first loop (the upper loop) for controlling the frequency of the clock signal in accordance with the first reference signal (REF FREQ, the functional recitation is met because the upper loop is a PLL); and

a second loop (the lower loop) for controlling the phase of the clock signal in accordance with the second reference signal (because the lower loop is also a PLL) with the second loop generating the control voltage at a constant value (the constant voltage V is supplied by the source voltage V) and supplying the VCO with the constant control voltage until the difference between the frequency of the first reference signal and the frequency of the clock signal converges to within a predetermined range (the control line 6' goes HI, FET 21 is ON when the frequency is out of a predetermined range, column 3, lines 8-19), and thereafter the second loop generating control voltage at a level in accordance with the difference between the phase of the second reference signal and the phase of the clock signal (coarse mode operation, column 2, lines 56-68 and column 3, lines 36-67) and supplying the VCO with the control voltage at the level in accordance with the phase difference.

As per claim 3, the recited first input terminal reads on the terminal on line 5, receiving the first control voltage VA; the recited second input terminal reads on the terminal on line 22

Art Unit: 2816

which receives the second control voltage 22', the recited ring oscillator reads on VCO 4 (column 5, lines 25-26); the functional recitations on the last ten lines are already discussed in claim 1.

As per claim 4, the recited phase comparator reads on phase detector 12, the recited charge pump is disclosed in column 4, lines 31-33 which is pumping charge with variable capacity depending on the difference between the two recited signals.

As per claim 8, this claim is rejected for the same reasons noted in claim 1. The recitation in the preamble section is given no patentable weight because it is merely an intended use and it is not needed to give life and meaning to the body of the claim.

As per claims 10-11, these claims are rejected for the same reasons noted in claims 3-4, respectively.

As per claim 15, this claim is merely a method to operate a PLL circuit having the structure recited in claim 1, since Ho teaches the circuit, he inherently teaches the recited method.

Claim Rejections - 35 USC § 103

- 4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.

Claims 6, 13 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over US Patent No. 5,363,419, issued to Ho.

Application/Control Number: 10/634,151 Page 5

Art Unit: 2816

As per claim 6, Ho discloses a PLL circuit having the structure discussed in claim 1 herein above, and further, Ho discloses the first loop includes a first divisional circuit (11) with a first divisional ratio *n* connected as recited, the functional recitation on the last ten lines of the second loop is also discussed in claim 1.

Ho does not explicitly disclose the second loop include a second divisional circuit connected to the VCO as called for in the claim.

The examiner takes Official Notice the fact that including a divider circuit in the feedback loop of a PLL circuit is old and well-known in the art. The purpose is for reducing the frequency of the feedback signal so that the other circuits in the PLL loop do not have to operate in a high frequency environment, and therefore, reducing the potential EMI problem caused by high frequency of oscillating.

It would have been obvious to one skilled in the art at the time of the invention was made to include a second divisional circuit in the second loop of the Ho's PLL circuit for the motivation would be to reduce the potential EMI problems.

As per claims 13 and 17, these claims are rejected for the same reasons and motivation discussed in claim 6.

Response to Arguments

5. Applicant's arguments filed 10/14/04 has been fully considered but it is not persuasive.

The argument is that Ho says nothing about the voltage supplied to VCO 4 being a constant voltage until the difference between the frequency of a first reference signal and the

Art Unit: 2816

frequency of a clock signal converges to within a predetermined range in a first loop as required in the independent claims.

As pointed out in the preceding rejections, Ho explicitly discloses the digital circuit senses if the frequency is out of range (column 2, lines 56-58 or column 3, lines 14-15), if yes, the analog circuit is disabled (I_A =0) by maintaining a HIGH on line 6' (column 2, lines 55-68). As a result, the current I_D (see Fig. 3) is the sole current on line 8 (column 3, lines 50-52). Because I_D is constant (column 3, line 62), the control voltage to the VCO 4 is constant.

Allowable Subject Matter

6. Claims 2, 5, 7, 9, 12, 14 and 16 are objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims. These claims are allowable for the reasons noted in the previous Office action.

Conclusion

7. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

Application/Control Number: 10/634,151 Page 7

Art Unit: 2816

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

8. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Minh Nguyen whose telephone number is **571-272-1748**. The examiner can normally be reached on Monday, Tuesday, Thursday, Friday 7:00-5:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Timothy Callahan can be reached on 571-272-1740. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

11/19/04

Minh Nguyen Primary Examiner Art Unit 2816